We demonstrate very large and uniform temperature gradients up to about 1 K every 100 nm, in an architecture which is compatible with the field-effect control of the nanostructure under test. The temperature gradients demonstrated greatly exceed those typically obtainable with standard resistive heaters fabricated on top of the oxide layer. The nanoheating platform is demonstrated in the specific case of a short-nanowire device.
Introduction
In the past decade much effort has been directed to the investigation of the thermoelectric (TE) properties of innovative materials. Such a revival of TE science was largely driven by the interest in solid-state energy converters [1] [2] [3] [4] and by the development of novel advanced materials [5] and, in particular, nanomaterials [6] [7] [8] . Indeed, the achievement of an efficient and costeffective TE technology depends on the optimization of a set of interdependent material parameters of the active element: The Seebeck coefficient S and the heat and charge conductivities κ and σ. Recent developments in nanoscience have yielded new strategies for the design of novel and more efficient nanomaterials in which the strong interdependency between S, κ, and σ can be made less stringent [9] [10] [11] [12] . Despite the host of available theoretical predictions [12] [13] [14] [15] [16] , however, the optimization of the TE behavior of nanostructured materials still remains an open and actively investigated problem [17, 18] , in particular the influence of electron quantum states engineering on the power factor σS 2 . This has led to the development of a number of experimental arrangements designed to impose a controllable thermal bias over micrometric or even submicrometric active elements and to measure how Nano Res. 2014, 7(4): 579-587 this affects charge transport in the device. In contrast to macroscopic active elements, nanoscale TE materials also allow the investigation of thermal effects in devices where field-effect can be used to control carrier density [18, 19] or even quantum states energetics [20, 21] and coupling [22] . While this may not be a directly scalable strategy in view of applications, it is particularly useful for what concerns the fundamental investigation on the impact of carrier density-a key parameter-on TE performance. Various examples of microheating systems have been reported in the literature. These include (i) suspended SiN x microheaters, which enable a precise estimate of the κ of individual nanostructures, but also pose non-trivial technical challenges [23, 24] and do not allow the field-effect control of the nanostructure behavior; (ii) resistive heaters fabricated on top of standard Si/SiO 2 substrates, which are instead typically used to estimate S and allow also the fieldeffect control of carrier density [19, 22, [25] [26] [27] [28] .
Here we demonstrate an innovative buried-heater (BH) scheme based on current diffusion in the conductive bulk of a SiO 2 /Si substrate. This scheme is different from the more standard one of "top" heaters (THs) relying on resistive elements microfabricated on top of the oxide layer. We shall show that our architecture yields very large and uniform thermal gradients easily exceeding 5 K/μm and up to about 10 K/μm, far beyond typical values reported in the literature for THs. In addition, similarly to the case of TH architectures, our scheme allows the control of the nanostructure behavior by field effect. A sketch of the two alternative TH and BH schemes is shown in Fig. 1 . The TH scheme relies on the diffusion of heat from a metallic resistive element through the oxide, into the substrate and thus below the nanostructure. In contrast, our BH approach exploits a direct differential Joule heating below the nanostructure position and bypasses the conductive bottleneck represented by the oxide between the heater and the substrate. As a consequence, our heating scheme significantly outperforms TH performance reported so far in the literature and opens new possibilities for the investigation of TE effects on individual nanoscale active elements. In addition, a careful design of the current-injection electrodes allows us to obtain a strong thermal gradient and to retain a controllable gating despite the presence of an electric field in the substrate. It is also crucial to note that in both cases heaters can be fabricated in any position and orientation on a Si/SiO 2 substrate and they are thus applicable to the investigation of the effect of a thermal bias on nanostructures which are transferred by drop casting or similar methods, i.e. typically with a random position and orientation.
The article is organized as follows. In Section "2 Heater design and fabrication" we describe the fabrication procedure and discuss our BH design, also based on finite-element simulations; we also describe the operation of the heater and report its performance using resistive thermometers patterned on top of the Si/SiO 2 substrate. In Section "3 Results and discussion" we discuss heater performance and compare an experimental Raman mapping of the SiO 2 temperature with a detailed simulation; in addition, the operation of the nanoheater is demonstrated on a single-nanowire fieldeffect transistor (FET) with a channel length of 1 μm.
Heater design and fabrication
Heaters were built starting from a highly-conductive (ρ = 0.001 -0.005 Ω ·cm) Si substrate coated with a Nano Res. 2014, 7(4): 579-587 280 nm-thick oxide layer. The injection electrodes consist of two 1 × 10 μm windows in the oxide, separated by 9 μm. These were defined by e-beam lithography using poly-methylmethacrylate (PMMA) resist and etched in a buffer-oxide etch solution for 5 min. Immediately after etching a Ni/Au bilayer (10/25 nm) was deposited to contact the Si substrate. These contacts were connected to the large bonding pads using a wide and thicker Ti/Au (10/100 nm) evaporation step. It is important to note that the heater can be freely placed anywhere on the Si/SiO 2 substrate and thus can be aligned, for instance, to an existing nanostructure deposited on the oxide surface. However, the need to preserve the integrity of the nanostructures poses nontrivial constraints on the processing steps; for example, standard rapid thermal annealing of the heater contacts is not always possible. The device structure can be seen in the scanning electron micrograph and sketch in Figs The contact geometry visible in Fig. 2(b) was designed in order to achieve: (i) A large and uniform thermal bias at a position which is relatively far from the injection contacts; (ii) minimal non-uniformity in the electrostatic potential below the nanostructure under study in the presence of a heating current. A two-contact design was chosen because it allows a virtually vanishing voltage drop on the symmetry plane between the injection electrodes H ± to be achieved when an asymmetric heater bias V H ± = ± V H is applied. The ratio between the contact size L and respective distance W was decided based on finite-element simulations indicating that the most uniform gradient is obtained for W ≈ L. Calculation parameters and boundary conditions are discussed in further detail in the Electronic Supplementary Material (ESM) while the results are sketched in Fig. 3 . The overall size of the heater was decided based on the length of the studied nanowire structures, which is of the order of one to few microns. Particular care was also taken in placing thermometer leads approximately along the expected heater constant-temperature lines, in order to avoid unwanted heat flow along the lead and thermometer electrodes.
Results and discussion

Heater operation
The as-fabricated BH typically displays highly nonlinear transport characteristics, as shown by the curves in Fig. 4(a) . This is not surprising since the Ni/Au contacts on Si are known to display a Schottky behavior when no thermal treatment is performed and the semiconductor is not very strongly doped. Such nonideal behavior of the BH contacts can be detrimental since it leads to an uneven heating caused by the voltage drop occurring at the contact position. In addition, non-ohmic contacts can cause a significant deviation from device symmetry under bias and, as a consequence, the back-gate voltage at the nanostructure position can become difficult to predict and control. Since the heater is meant to be fabricated on a SiO 2 /Si substrate already hosting the nanostructures to be studied, we developed a procedure for ohmiccontact formation which avoids possibly dangerous Nano Res. 2014, 7(4): 579-587 Nano Res. 2014, 7(4): 579-587 standard annealing protocols. Indeed, a self-annealing procedure was performed, exploiting the fact that a significant part of the injected power will be dissipated at the reverse-biased Schottky contact. The blue curve in Fig. 4(a) represents an example of a typical currentvoltage (I-V) curve of a BH before the self-annealing step. The heater was first biased using a current I H , corresponding to a voltage drop defined as 2V H , consistently with the asymmetric voltage bias procedure that we will use in the following part of our analysis and with the notation of our previous work [28] . Contact quality was improved by successive back and forth sweeps of the BH current I H between -I 0 and +I 0 for increasing values of I 0 . The procedure was performed at room temperature. As shown in the top-left inset of Fig. 4(a) , when sufficiently high currents are driven into the BH, heat dissipation at the reversebiased contact starts to modify the contact properties and the I-V curve displays a strong non-linear evolution due to its time-dependent shift to lower resistance values. This leads to a drop in the heater voltage 2V H even while I H values keep increasing. It is important to stress that the process was repeated for both current directions in order to achieve good annealing for both contacts. The sweeps were repeated until no significant evolution was observed for a given I 0 value. Once the I-V plots became stable, I 0 was stepped to higher values. The process was repeated in small steps in order to avoid damaging the heater contacts and up to a maximum current I 0 = 150 mA. The magenta curve in Fig. 4(a) results from a partial self-annealing while the red curve corresponds to a fully self-annealed BH. The corresponding time drifts of the heater voltage 2V H as a function of time and at a fixed bias current I H are shown in the bottom-right inset, with matching colors. In the case of the fully selfannealed BH, no drift is observed even at a significant current bias of 120 mA.
As mentioned before, the Si substrate of the BH can also be used as a backgate to control the nanostructure properties by field effect. This can be achieved by applying a bias voltage V H ± = V bg ± V H to the two BH leads. In a perfectly symmetric device this would lead to a gate voltage V bg at the nanostructure position. However, given the residual asymmetry of the heater contacts, a direct measurement of the Si-bias value at the nanostructure position was carried out. Since it is not possible to contact the Si directly below the nanostructure, the Si potential was probed at the two ends of the nanostructure (V P1 and V P2 , see Fig. 2(a) ). The values measured at the two probes are typically very consistent, with small deviations of a few millivolts even at the highest V H values both before and after the self-annealing procedur e (see Fig. 4(b) ). Such a small difference indicates that biasing is uniform along the symmetry line of the BH, in the nanostructure region. The importance of the self-annealing procedure is also evident from curves in Fig. 4(c) , where we report the absolute value of V P1 for V bg = 0 and as a function of V H . Before the annealing (blue curve), V P1 can be a significant fraction of the applied V H , consistent with the presence of two Schottky contacts. The situation is much improved after the annealing process (red curve) and the observed values are much closer to the ideal case V P1 = V bg = 0. Figure 5 illustrates the thermal characteristics of the BH in operation. The two-dimensional heating profile was directly mapped by means of a micro-Raman technique which exploits the temperature dependence [29] of the Raman shift of the Si band at 520 cm -1 . The sample was mounted on a three-axis piezo-translator allowing precise positioning and electrical access to the heater. The sample was illuminated through a 100X objective with a numerical aperture of 0.7 with the 488-nm line of an argon laser. The laser power incident on the sample was kept low (1 mW) to avoid heating effects. Spectra were obtained by dispersing the scattered light with a 550-mm-focal-length spectrograph and focused onto a thermoelectrically cooled charge-coupled device (CCD). A full spectrum was acquired for each pixel of the map and post-processed by fitting the main Si peak with a Lorentzian curve to determine the precise position (ω) of the band. The corresponding temperature was calculated as
Thermal performance
where T 0 is the temperature of the device without any applied power (measured with a thermometer in close proximity to the μ-Raman system) and ω 0 is the Raman shift of Si at T 0 .
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The heating profile T -T 0 is shown in Fig. 5 (a) for a biasing condition V H = 1.6 V and I H = 95 mA, corresponding to a total injected power P H = 304 mW. Hatched areas correspond to metal-covered areas of the device where the Si Raman signal could not be detected. The measured profile indicates that contacts get significantly hotter with respect to the ideal case shown in Fig. 3 , indicating that an important role is played by the non-perfect thermal sinking of the injection contacts as well as, most probably, by the local resistive heating at the metal-semiconductor interface. Figure 5(b) reports the result of a more refined numerical simulation including contact leads and an interface resistance at the electrode-Si contact.
The resulting heating profile was calculated for a power dissipation of about 450 mW within the substrate and the heater contacts. Although a power higher than the experimental one had to be used to obtain a heating of comparable magnitude, the overall observed temperature profile is nicely reproduced. In particular, the observed behavior confirms that a large and uniform gradient can be obtained with the chosen contact geometry. Further details about the numerical calculations are reported in the ESM. A profile of the experimental temperature along the red dashed line shown in Fig. 5(a) is reported in Fig. 5(c) . The gradient was determined to correspond to 5.3 ± 0.2 K/μm by linearly fitting the data (the red line in the plot). Fig. 2(a) ) as a function of the electrical power fed heater. The green arrows highlight the power used for the Raman map. Nano Res. 2014, 7(4): 579-587
The effective BH performance was also cross-checked using a set of resistive thermometers, as visible on the right side of the heater in Fig. 2(a) : These measurements were found to be consistent with the Raman data. In Fig. 5(d) we report the temperature difference between two thermometers spaced 1 μm apart. The temperature gradient was found to grow linearly with the power applied to the heater. In the device shown, a difference of almost 10 K was obtained by feeding about 500 mW into the BH circuit. Correspondingly, the absolute temperature of the thermometers-and thus that of the nanostructure-increased on average by less than 100 °C (see inset). The green arrows highlight the power setting used during the measurement of the Raman map of Fig. 5(a) . Linear interpolation of the available data yields ΔT(P H = 304 mW) = 5.29 K, and thermometer temperatures T 1 = 347.98 K and T 2 = 342.69 K. These absolute values are consistent with the data that can be deduced from the Raman map.
Thermovoltage on single nanostructures
The above-described differential heating architecture was directly tested on a relatively short InAs-nanowire FET with a channel length of 1 μm, as shown in the scanning electron micrograph of Fig. 6(a) . The device was fabricated starting by drop-casting n-doped InAs nanowires on top of the SiO 2 /Si substrate pre-patterned with a set of markers. The nanowire position was then determined with respect to the markers. Heater and contacts were fabricated aligned to the randomlydeposited nanostructure. The contact leads of the nanowire were designed to work also as resistive thermometers and were obtained by a Ti/Au evaporation (10/100 nm). Prior to the contact deposition, wires were passivated by an ammonium sulfide solution in order to remove the native oxide on the InAs surface and promote contact formation. A blow-up of the device active region is shown in Fig. 6(b) : Note that it is located in front of the heater structure.
The application of controlled, strong thermal gradients is crucial for the investigation of thermoelectric effects on single micrometric or even submicrometric nanostructured materials. Figure 6(c) shows the result of a set of measurements of the Seebeck coefficient of single nanowires as a function of the field-effectcontrolled carrier density. The resistance of the wire changes with the carrier density and is used as the abscissa in the parametric plot. Measurements were performed at room temperature. The advantage of the large gradient is evident by comparing the two curves obtained for a thermal bias ΔT of 0.46 K and 4.82 K. While the two data are consistent, the large ΔT dataset is much cleaner since S is calculated as the ratio of the thermovoltage and ΔT and its error obviously scales as 1/ΔT for a given measurement protocol.
Conclusions
We have demonstrated a BH architecture which makes it possible to reach a thermal gradient of almost 10 K/μm with an overall temperature increase of few tens of degrees with respect to the bath temperature at the nanostructure position. This result was obtained using the substrate as the active heating element and thus exploiting non-uniform Joule heating effects and bypassing the thermal impedance of the oxide layer. This scheme outperforms results reported in the literature and based on a TH approach: These are Nano Res. 2014, 7(4): 579-587 typically limited to gradients of fractions of K/μm [19, 25, 27] . The differential heating architecture presented here was demonstrated on a single-nanowire device with an active channel of 1 μm. The ability to achieve a gradient of this magnitude can significantly enhance the visibility of thermoelectric effects on the micrometer scale and reduce measurement errors, enabling the investigation of even smaller nanometric active elements.
